Utilizamos cookies

Este sitio web utiliza cookies propias y de terceros para mantener la sesión, ofrecerle una mejor experiencia de usuario y obtener datos estadísticos de navegación de los usuarios. Para más información vea la Política de cookies.

Búsqueda de Publicación - Prisma - Unidad de Bibliometría

Publicaciones en la fuente IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS

Tipo Año Título Fuente
Artículo2023Behavioral Model for High-Speed SAR ADCs With On-Chip ReferencesIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Artículo2019+/- 0.25-V Class-AB CMOS Capacitance Multiplier and Precision RectifiersIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Artículo2019Analysis, Comparison, and Experimental Validation of a Class AB Voltage Follower With Enhanced Bandwidth and Slew RateIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Artículo2019CMOS First-Order All-Pass Filter With 2-Hz Pole FrequencyIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Artículo2019Pseudo-Three-Stage Miller Op-Amp With Enhanced Small-Signal and Large-Signal PerformanceIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Artículo2018A Comparison of Automated RF Circuit Design Methodologies: Online Versus Offline Passive Component DesignIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Artículo2018A Highly Efficient Composite Class-AB-AB Miller Op-Amp With High Gain and Stable From 15 pF Up To Very Large Capacitive LoadsIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Artículo2017A Process-Independent and Highly Linear DCO for Crowded Heterogeneous IoT Devices in 65-nm CMOSIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Artículo2017A Simple Miller Compensation With Essential Bandwidth ImprovementIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Artículo2017Fast Background Calibration of Sampling Timing Skew in SHA-Less Pipeline ADCsIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Artículo2017Multiradix trivium implementations for low-power IoT hardwareIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Artículo2017Vulnerability analysis of trivium FPGA implementationsIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Artículo2015A 1.2-V 450-mu W G(m)-C Bluetooth Channel Filter Using a Novel Gain-Boosted Tunable TransconductorIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Artículo2015Background Digital Calibration of Comparator Offsets in Pipeline ADCsIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Artículo2014Equalization-Based Digital Background Calibration Technique for Pipelined ADCsIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Artículo2014Experimental validation of a two-phase clock scheme for fine-grained pipelined circuits based on monostable to bistable logic elementsIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Artículo2013A Very Linear Low-Pass Filter with Automatic Frequency TuningIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Artículo1996A real-time clustering microchip neural engineIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS