Utilizamos cookies

Este sitio web utiliza cookies propias y de terceros para mantener la sesión, ofrecerle una mejor experiencia de usuario y obtener datos estadísticos de navegación de los usuarios. Para más información vea la Política de cookies.

Ver Investigador - - Prisma - Unidad de Bibliometría

María José Avedillo de Juan

Catedrática de Universidad
avedillo@us.es
Área de conocimiento: Electrónica
Departamento: Electrónica y Electromagnetismo
Grupo: DISEÑO Y TEST DE CIRCUITOS INTEGRADOS DE SEÑAL MIXTA - TIC-178 (Universidad de Sevilla)
Centro mixto: Instituto de Microelectrónica de Sevilla (IMSE)
Prog. doctorado: CIENCIAS Y TECNOLOGÍAS FÍSICAS

Investiga en

Palabras clave
Líneas de investigación
Resumen
Tipo Año Título Fuente
Artículo2024 A CMOS-compatible oscillation-based VO2 Ising machine solver NATURE COMMUNICATIONS
Revisión2024 A Review of Ising Machines Implemented in Conventional and Emerging Technologies IEEE TRANSACTIONS ON NANOTECHNOLOGY
Artículo2023 Effect of device mismatches in differential oscillatory neural networks IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
Artículo2023 Experimental demonstration of coupled differential oscillator networks for versatile applications FRONTIERS IN NEUROSCIENCE
Ponencia2023 Exploitation of Subharmonic Injection Locking for Solving Combinatorial Optimization Problems with Coupled Oscillators using VO2based devices Proceedings - 2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuit Design, SMACD 2023
Artículo2023 Learning algorithms for oscillatory neural networks as associative memory for pattern recognition FRONTIERS IN NEUROSCIENCE
Artículo2023 Operating Coupled VO-Based Oscillators for Solving Ising Models IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS
Ponencia2022 Enhancing storage capabilities of oscillatory neural networks as associative memory DCIS 2022 - Proceedings of the 37th Conference on Design of Circuits and Integrated Systems
Artículo2022 How frequency injection locking can train oscillatory neural networks to compute in phase IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS
Ponencia2022 Mitigating the impact of variability in NCFET-based coupled-oscillator networks applications ICECS 2022 - 29th IEEE International Conference on Electronics, Circuits and Systems, Proceedings
Ponencia2022 Oscillatory Neural Networks for Obstacle Avoidance on Mobile Surveillance Robot E4 Proceedings of the International Joint Conference on Neural Networks
Artículo2021 Digital implementation of oscillatory neural network for image recognition applications FRONTIERS IN NEUROSCIENCE
Artículo2021 Hardware implementation of differential oscillatory neural networks using VO2-based oscillators and memristor-bridge circuits FRONTIERS IN NEUROSCIENCE
Artículo2021 Insights into the dynamics of coupled VO2 oscillators for ONNs IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
Artículo2021 Oscillatory neural networks using VO2 based phase encoded logic FRONTIERS IN NEUROSCIENCE
Ponencia2020 An approach to the device-circuit co-design of HyperFeT circuits Proceedings - IEEE International Symposium on Circuits and Systems
Artículo2020 Approaching the design of energy recovery logic circuits using TFETs IEEE TRANSACTIONS ON NANOTECHNOLOGY
Artículo2020 Hybrid phase transition FET devices for logic computation IEEE Journal on Exploratory Solid-State Computational Devices and Circuits
Ponencia2020 Oscillatory Hebbian Rule (OHR): an adaption of the Hebbian rule to Oscillatory Neural Networks 2020 35th Conference on Design of Circuits and Integrated Systems, DCIS 2020
Artículo2020 Phase transition device for phase storing IEEE TRANSACTIONS ON NANOTECHNOLOGY
Artículo2019 Power and speed evaluation of hyper-FET circuits IEEE ACCESS
Artículo2018 Impact of the RT-level architecture on the power performance of tunnel transistor circuits INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS
Ponencia2018 Inverting versus non-inverting dynamic logic for two-phase latch-free nanopipelines SMACD 2018 - 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design
Artículo2018 Phase transition FETs for improved dynamic logic gates IEEE ELECTRON DEVICE LETTERS
Artículo2017 Comparison of TFETs and CMOS using optimal design points for power-speed tradeoffs IEEE TRANSACTIONS ON NANOTECHNOLOGY
Ponencia2017 Complementary tunnel gate topology to reduce crosstalk effects 2016 Conference on Design of Circuits and Integrated Systems, DCIS 2016 - Proceedings
Ponencia2017 Exploring logic architectures suitable for TFETs devices Proceedings - IEEE International Symposium on Circuits and Systems
Ponencia2017 Impact of pipeline in the power performance of tunnel transistor circuits Proceedings - 2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2016
Artículo2017 Insights Into the operation of hyper-FET-based circuits IEEE TRANSACTIONS ON ELECTRON DEVICES
Artículo2017 Reducing the impact of reverse currents in tunnel FET rectifiers for energy harvesting applications IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY
Ponencia2016 Assessing application areas for tunnel transistor technologies 2015 Conference on Design of Circuits and Integrated Systems, DCIS 2015
Artículo2016 Comparative analysis of projected tunnel and CMOS transistors for different logic application areas IEEE TRANSACTIONS ON ELECTRON DEVICES
Ponencia2016 Improving robustness of dynamic logic based pipelines 2015 Conference on Design of Circuits and Integrated Systems, DCIS 2015
Artículo2015 Improving speed of tunnel FETs logic circuits ELECTRONICS LETTERS
Ponencia2014 DOE based high-performance gate-level pipelines 2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2014
Artículo2014 Experimental validation of a two-phase clock scheme for fine-grained pipelined circuits based on monostable to bistable logic elements IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Ponencia2013 Novel dynamic gate topology for superpipelines in DSM technologies 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013)
Artículo2013 Novel pipeline architectures based on Negative Differential Resistance devices MICROELECTRONICS JOURNAL
Ponencia2013 Two-phase MOBILE interconnection schemes for ultra-grain pipeline applications INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION
Ponencia2012 Bifurcation diagrams in MOS-NDR frequency divider circuits 2012 19th IEEE International Conference on Electronics, Circuits and Systems (ICECS)
Ponencia2012 Compact and power efficient MOS-NDR Muller C-elements TECHNOLOGICAL INNOVATION FOR VALUE CREATION
Artículo2012 Domino inspired MOBILE networks ELECTRONICS LETTERS
Artículo2012 Two-phase RTD-CMOS pipelined circuits IEEE TRANSACTIONS ON NANOTECHNOLOGY
Ponencia2011 Efficient realization of RTD-CMOS logic gates Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI
Ponencia2011 Evaluation of MOBILE-based gate-level pipelining augmenting CMOS with RTDs VLSI CIRCUITS AND SYSTEMS V
Artículo2011 Improved Nanopipelined RTD Adder Using Generalized Threshold Gates IEEE TRANSACTIONS ON NANOTECHNOLOGY
Artículo2011 RTD-CMOS pipelined networks for reduced power consumption IEEE TRANSACTIONS ON NANOTECHNOLOGY
Artículo2011 Simplified single-phase clock scheme for MOBILE networks ELECTRONICS LETTERS
Ponencia2010 An improved RNS generator 2n ± k based on threshold logic Proceedings of the 2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC 2010
Ponencia2010 Evaluation of RTD-CMOS logic gates 13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS
Ponencia2010 Redes MOBILE MOS-NDR operando con reloj de una fase XVI Workshop Iberchip (2010), p 1-4
Ponencia2010 Single phase MOS-NDR MOBILE networks 2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS
Artículo2009 Efficient realisation of MOS-NDR threshold logic gates ELECTRONICS LETTERS
Ponencia2009 Fast and area efficient multi-input Muller C-element based on MOS-NDR ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5
Artículo2009 Operation limits for RTD-based MOBILE circuits IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
Ponencia2008 A novel contribution to the RTD-based threshold logic family PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10
Ponencia2008 Analysis of the critical rise time in MOBILE-based circuits Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2008
Ponencia2008 Design of RTD-based NMIN/NMAX gates 2008 8th IEEE Conference on Nanotechnology, IEEE-NANO
Ponencia2008 Limits to a correct operation in RTD-based ternary inverters PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10
Ponencia2008 Observation of Frequency Division and Chaos Behavior in a Laser Diode driven by a Resonant Tunneling Diode 2008 CONFERENCE ON LASERS AND ELECTRO-OPTICS & QUANTUM ELECTRONICS AND LASER SCIENCE CONFERENCE, VOLS 1-9
Ponencia2008 RTD based logic circuits using generalized threshold gates XXIII Conference Design of Circuits and Integrated Systems (2008)
Artículo2008 Synchronisation and chaos in a laser diode driven by a resonant tunnelling diode IET OPTOELECTRONICS
Artículo2008 Using multi-threshold threshold gates in RTD-based logic design: A case study MICROELECTRONICS JOURNAL
Ponencia2007 A quasi-differential quantizer based on SMOBILE SBCCI2007: 20TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN
Ponencia2007 Correct DC operation in RTD-based ternary inverters 2007 2ND IEEE INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS, VOLS 1-3
Ponencia2007 Correct operation in SMOBILE-based quasi-differential quantizers 2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3
Ponencia2007 Holding Dissapearance in RTD-based Quantizers European Nano Systems Worshop (2007)
Ponencia2007 Holding preserving in RTD-based multiple-valued quantizers 2007 7TH IEEE CONFERENCE ON NANOTECHNOLOGY, VOL 1-3
Ponencia2007 Limits to a correct evaluation in RTD-based ternary inverters 2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3
Ponencia2007 Non return mobile logic family 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11
Ponencia2007 Operation Limits in RTD-based Ternary Quantizers GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI
Ponencia2007 Using multi-threshold threshold gates in rtd-based logic design. A case study European Nano Systems Worshop (2007)
Ponencia2006 DC correct operation in MOBILE inverters IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II
Ponencia2006 Design guides for a correct DC operation in RTD-based threshold gates DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS
Artículo2006 Increased logic functionality of clocked series-connected RTDS IEEE TRANSACTIONS ON NANOTECHNOLOGY
Ponencia2006 Limits to a correct evaluation in RTD-based ternary inverters Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems
Ponencia2006 Monostable-bistable transition logic elements: Threshold logic vs. Boolean logic comparison 2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3
Ponencia2006 Operation limits for MOBILE followers 2006 6th IEEE Conference on Nanotechnology, IEEE-NANO 2006
Ponencia2006 Self-latching operation limits for MOBILE circuits 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS
Artículo2006 Self-latching operation of MOBILE circuits using series-connection of RTDs and transistors IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
Artículo2006 Single phase clock scheme for mobile logic gates ELECTRONICS LETTERS
Artículo2005 Analysis of frequency divider RTD circuits IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
Ponencia2005 Logic models supporting the design of MOBILE-based RTD circuits 16TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURE AND PROCESSORS, PROCEEDINGS
Ponencia2005 New circuit topology for logic gates based on RTDs 2005 5th IEEE Conference on Nanotechnology
Ponencia2005 Novel improved RTD-based implementation of multi-threshold logic gates 2005 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, VOLS 1 AND 2, PROCEEDINGS
Ponencia2005 Robust frequency divider based on resonant tunneling devices 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS
Artículo2005 Transistor critical sizing in MOBILE follower ELECTRONICS LETTERS
Artículo2004 A practical parallel architecture for stacks filters JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY
Ponencia2004 A threshold logic synthesis tool for RTD circuits PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN
Artículo2004 Nonlinear dynamics in frequency divider RTD circuits ELECTRONICS LETTERS
Artículo2004 Pass-transistor based implementations of threshold logic gates for WOS filtering MICROELECTRONICS JOURNAL
Ponencia2004 Programmable logic gate based on resonant tunneling devices 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS
Ponencia2004 RTD-based compact programmable gates 2004 IEEE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-4, PROCEEDINGS
Artículo2004 Simplified Reed-Muller expressions for residue threshold functions CIRCUITS SYSTEMS AND SIGNAL PROCESSING
Ponencia2004 Useful logic blocks based on clocked series-connected RTDs 2004 4TH IEEE CONFERENCE ON NANOTECHNOLOGY
Artículo2004 Weighted order statistics filter for real-time signal processing applications based on pass transistor logic IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS
Ponencia2003 A LP-LV high performance monolitic DTMF receiver with on-chip test facilities VLSI CIRCUITS AND SYSTEMS
Ponencia2003 Design of residue generators using threshold logic PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3
Ponencia2003 Differential implementations of threshold logic gates SCS 2003: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS
Artículo2003 Multi-threshold threshold logic circuit design using resonant tunnelling devices ELECTRONICS LETTERS
Artículo2003 Review of capacitive threshold gate implementations ARTIFICIAL NEURAL NETWORKS AND NEURAL INFORMATION PROCESSING - ICAN/ICONIP 2003
Ponencia2003 Threshold logic: From vacuum tubes to nanoelectronics PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3
Revisión2003 VLSI implementations of threshold logic - A comprehensive survey IEEE TRANSACTIONS ON NEURAL NETWORKS
Ponencia2002 An encoding technique for low power CMOS implementations of controllers DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS
Artículo2002 COPAS: A new algorithm for the partial input encoding problem VLSI DESIGN
Ponencia2002 High-speed low-power logic gates using floating gates 2002 IEEE International Symposium on Circuits and Systems (ISCAS)
Ponencia2002 Simple parallel weighted order statistic filter implementations 2002 IEEE International Symposium on Circuits and Systems (ISCAS)
Ponencia2002 Simplified Reed-Muller expressions for residue threshold functions 2002 IEEE International Symposium on Circuits and Systems (ISCAS)
Ponencia2002 Threshold-logic-based design of compressors ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS
Ponencia2001 A low-voltage low-power high performance fully integrated DTMF receiver European Solid-State Circuits Conference
Artículo2001 A practical floating-gate Muller-C element using vMOS threshold gates IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING
Artículo2001 Efficient realization of a threshold voter for self-purging redundancy JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS
Ponencia2001 Low-power logic styles for full-adder circuits ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS
Ponencia2001 Practical low-cost CPL implementations of threshold logic functions Proceedings of the IEEE Great Lakes Symposium on VLSI
Ponencia2001 Reed-Muller descriptions of symmetric functions ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings
Ponencia2001 Two-criterial constraint-driven FSM state encoding for low power EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS
Ponencia2000 Efficient νMOS realization of threshold voters for self-purging redundancy Proceedings - 13th Symposium on Integrated Circuits and Systems Design
Ponencia2000 nu MOS-based compressor designs ICM 2000: PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS
Artículo2000 nu MOS-based sorter for arithmetic applications VLSI DESIGN
Artículo2000 Threshold logic based adders using floating-gate circuits Advances in Physics, Electronics and Signal Processing Applications
Ponencia1999 An algorithm for face-constrained encoding of symbols using minimum code length DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS
Ponencia1999 nu MOS-based sorters for multiplier implementations ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1
Ponencia1998 A dynamic model for the state assignment problem DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS
Artículo1998 Sorting networks implemented as vMOS circuits ELECTRONICS LETTERS
Artículo1997 Low-cost BSA technique for threshold-logic gate based multiplier implementations ELECTRONICS LETTERS
Letter1995 Constrained state assignment of easily testable fsms JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS
Artículo1995 Low-power CMOS threshold-logic gate ELECTRONICS LETTERS
Ponencia1995 Optimum PLA folding through boolean satisfiability Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
Ponencia1994 Diseño eficiente de un elemento-C de Muller basado en puertas umbral CMOS Actas del IX Congreso de Diseño de Circuitos Integrados, 9, 10 y 11 de noviembre de 1994, Maspalomas, Gran Canaria
Artículo1994 FSMTEST - synthesis for testability and test-generation of PLA-based FSM IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES
Artículo1994 Hazard-free edge-triggered d-flipflop based on threshold gates ELECTRONICS LETTERS
Corrección1994 Hazard-free edge-triggered d-flipflop based on threshold gates (vol 30, pg 1390, 1994) ELECTRONICS LETTERS
Ponencia1994 Plegado óptimo de PLAs mediante satisfactoriedad booleana Actas del IX Congreso de Diseño de Circuitos Integrados, 9, 10 y 11 de noviembre de 1994, Maspalomas, Gran Canaria
Artículo1994 State merging and state splitting via state assignment - A new FSM synthesis algorithm IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES
Ponencia1993 Easily testable PLA-based FSMS 1993 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS : PROCEEDINGS, VOLS 1-4 ( ISCAS 93 )
Ponencia1993 Un algoritmo de enumeración implícita basado en BDDS para el asignamiento óptimo de FSMS VIII Congreso Diseño de Circuitos Integrados: Málaga, 9 al 11 de noviembre de 1993
Artículo1992 Efficient state reduction methods for PLA-based sequential circuits IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES
Ponencia1992 Sintesis para testabilidad de FSMs basadas en PLAs VII Congreso de Diseño de Circuitos Integrados: 3, 4 y 5 de noviembre de 1992, Toledo, España : actas
Ponencia1991 SMAS: A program for the concurrent state reduction and state assignment of finite state machines Proceedings - IEEE International Symposium on Circuits and Systems
Ponencia1990 A new method for the state reduction of incompletely specified finite sequential machines Proceedings of the European Design Automation Conference, EDAC 1990
Artículo1990 Area Optimised Registers by Using a Folded PLA IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS
Ponencia1990 New approach to the state reduction in incompletely specified sequential machines 1990 IEEE INTERNATIONAL SYMP ON CIRCUITS AND SYSTEMS, VOLS 1-4
Una aproximación al diseño óptimo de máquinas de estados finitos (1992)
Dirigida por: Huertas Díaz, José Luis, Quintana Toledo, José María
Tesis dirigidas/tutorizadas:4
Fecha lectura Título Rol
17/07/2018 DESARROLLO Y EVALUACIÓN DE ARQUITECTURAS LÓGICAS BASADAS EN NANOPIPELINE Tutor/a, Director/a
04/02/2011 Diseño lógico de circuitos digitales usando dispositivos con característica NDR Director/a
13/02/2009 Una aportación al diseño digital usando dispositivos basados en efecto tunel resonante Director/a
27/11/2003 Algoritmos de codificación binaria de símbolos para la síntesis lógica de circuitos integrados digitales Director/a

Proyectos de Investigación

Fecha de inicio Fecha de fin Rol Denominación Agencia financiadora
01/01/2011 31/12/2014 Responsable Arquitecturas y Circuitos con Rtds para Aplicaciones Lógicas y no Lineales (TEC2010-18937) Ministerio de Ciencia e Innovación (Nacional)
01/01/2014 30/06/2018 Responsable Nano-Arquitecturas para Computación Lógica Usando Dispositivos Emergentes (TEC2013-40670-P) Ministerio de Economía y Competitividad (Nacional)
01/01/2018 30/06/2021 Responsable Circuitos y Arquitecturas con Dispositivos Steep Slope para Aplicaciones de muy Bajo Consumo de Potencia (TEC2017-87052-P) Ministerio de Economía y Competitividad (Nacional)
01/01/2020 30/06/2023 Responsable Two-Dimensional Oscillatory Neural Networks for Energy Efficent Neuromorphic computing (NeurONN) (H2020-871501) Comisión Europea (Europeo)
01/03/2006 28/02/2009 Investigador/a Técnicas de diseño y test de circuitos integrados mixtos en tecnologías emergentes (EXC/2005/TIC-927) Junta de Andalucía (Plan Andaluz de Investigación) (Autonómico)
31/01/2008 31/12/2012 Investigador/a Diseño e implementación de circuitos multivaluados usando dispositivos con característica Ndr (P07-TIC-02961) Junta de Andalucía - Consejería de Innovación, Ciencia y Empresas (Autonómico)
01/01/2022 11/12/2023 Investigador/a Power, reliability and security challenges in advanced CMOS and beyond-CMOS devices and circuits (RESURGENCE) (US-1380876) Consejería de Economía, Conocimiento, Empresas y Universidad (Autonómico)
01/01/2024 31/12/2025 Investigador/a ASIC Prueba de concepto para medidas de impedancias térmicas en el dominio de la frecuencia (PDC2023-145889-C21) Ministerio de Ciencia e Innovación (Nacional)

Contratos

Fecha de inicio Fecha de fin Rol Denominación Agencia financiadora
17/07/1998 31/12/1998 Investigador/a MICROELECTRÓNICA: TECNOLOGÍA, DISEÑO Y TEST (OG-006/99)
17/07/1998 31/12/1998 Investigador/a MICROELECTRÓNICA: TECNOLOGÍA, DISEÑO Y TEST (OG-007/99)
17/07/1998 31/12/1998 Investigador/a MICROELECTRÓNICA: TECNOLOGÍA, DISEÑO Y TEST (OG-005/99)
17/07/1998 31/12/1998 Investigador/a MICROELECTRÓNICA: TECNOLOGÍA, DISEÑO Y TEST (OG-008/99)
22/07/2003 31/12/2003 Investigador/a Microelectrónica: tecnología, diseño y test (OG-080/04) Consejo Superior de Investigaciones Científicas (Desconocido)
04/01/2005 31/03/2005 Investigador/a Microelectrónica: tecnología, diseño y test (OG-123/05) Consejo Superior de Investigaciones Científicas (Desconocido)
03/07/2001 31/12/2001 Investigador/a Microelectrónica: tecnología, diseño y test (SPRING-IST-1999-12342) (OG-023/02) Consejo Superior de Investigaciones Científicas (Instituto de Microelectrónica de Sevilla) (Desconocido)
03/07/2001 31/12/2001 Investigador/a Microelectrónica: tecnología, diseño y test (OG-020/02) Consejo Superior de Investigaciones Científicas (Instituto de Microelectrónica de Sevilla) (Desconocido)
27/09/2002 31/12/2002 Investigador/a Microelectrónica: tecnología, diseño y test (OG-036/03) Consejo Superior de Investigaciones Científicas (Desconocido)
07/03/2024 30/06/2026 Investigador/a USECHIP: CÁTEDRA EN MICROELECTRÓNICA DE LA UNIVERSIDAD DE SEVILLA (TSI-069100-2023-001) Ministerio de Asuntos Económicos y Transformación Digital (Local)
El investigador no tiene ningún resultado de investigación asociado